2324

PATENT

Thereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Date 7 Date

Denise Sheridan

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Joseph M. Jeddeloh et al.

Attorney Docket No.: 501191.01

Serial No. : 10/601,253

Group Art Unit : 2824

Filed

: June 20, 2003

Examiner

: Not yet assigned

Title

: POSTED WRITE BUFFERS AND METHODS OF POSTING WRITE REQUESTS IN

MEMORY MODULES

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicants wish to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 (copies of the cited references, as required under 37 C.F.R. § 1.98, are enclosed). Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

I hereby certify that no item set forth on the attached form PTO-1449 was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge, after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement.

Please acknowledge receipt of this Supplemental Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted, DORSEY & WHITNEY LLP

Steven H. Arterberry Registration No. 46,314

SHA:dms
Enclosures:

Postcard Form PTO-1449 Cited References (11)

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101 Telephone (206) 903-8800 Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\1100\501191.01\501191.01 sids 021904.doc

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

FEB 2 1, 2004

(Use several sheets if necessary)

TO DESCRIPTION OF COMMERCE ATTY. DOCKET NO. 501191.01

APPLICANT(S)

Joseph M. Jeddeloh et al.

FILING DATE GROUP ART UNIT 2824

E .		_\$		June 20, 2003	28	24			
PEYAMINER	DEM	31	U.S.	. PATENT DOCUMENTS					
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING IF APPR		
	AA	5,818,844	10/06/98	Singh et al.	370	463			
	AB	6,272,609	08/07/01	Jeddeloh	711	169			
	AC	6,477,592	11/05/02	Chen et al.	710	52			
	AD	6,523,092	02/18/03	Fanning	711	134			
	AE	6,523,093	02/18/03	Bogin et al.	711	137			
	AF	6,622,227	09/16/03	Zumkehr et al.	711	167			
	AG	6,631,440	10/07/03	Jenne et al.	711	105	_		
	АН	2002/0144064	10/03/02	Fanning	711	144			
	ΑI	2003/0005223	01/02/03	Coulson et al.	711	118			
	AJ	2003/0229770	12/11/03	Jeddeloh	711	213			
			FORE	GN PATENT DOCUMENTS					
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION		
							YES	NO	
	AK					<u> </u>		<u> </u>	
		OTHE	ER PRIOR A	ART (Including Author, Title, Date, Pertinen	t Pages, Etc.)				
	AP	Intel, "Intel 840 pp. 1-178.	Chipset: 82	840 Memory Controller Hub (N	ЛСН)", Data	asheet, Octo	ber 19	99,	
EXAMINER				DATE CONSIDERE	DATE CONSIDERED				
EXAMIN	ER:	Initial if reference conside	red, whether or no	of criteria is in conformance with MPEP 609. It criteria is in conformance with MPEP 609.	Oraw line through	citation if not in			

Form P7-27/V1/1/94 H:\IP\Documents\Clients\Micron Technology\1100\501191.01\501191.01 sids 1449 021904.doc